[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: Transistor count



Guys

the posters are alive on the web: http://transputer.net/fbooks/fbooks.asp (I donated two of them just recently: https://www.teigfam.net/oyvind/home/technology/transputer-tram-boards-for-sale/)

I guess the microcode is of little help? http://transputer.net/iset/iset.asp

Also see https://groups.google.com/g/comp.sys.transputer/c/XregG9K2VP8 

But the good memory plus back-of-the-envelope calculations should hit by a factor of.. better than 10?

(I added Michael Brüstle at transputer.net to this mail list)

Øyvind 

19. nov. 2020 kl. 19:54 skrev Roger Shepherd <rog@xxxxxxxx>:

If I recall the T4 was 25% RAM, 25% processor. 25% link and 25% other - by area (things like pads take up a lot of space but not many transistors). The RAM is much more transistor dense than the other blocks. The link block (4 bidirectional links and the event channel) is significantly less dense - the ‘register’ part is CPU like but the actually shift registers and synchronisers are very non-dense. So, perhaps 25% of the density of RAM overall. Now, doing the measurement on my photograph, it looks like 4 links occupy 2/3rds the area of the RAM which gives

200k * 25% * 2/3 = 33k transistor for 4 links = 8k per link (which is in line with your estimate below). I suspect your estimate is nearer to the truth than mine.

But in assessing anything you need to consider that the transistor count is affected by word size (two words of buffer, one word of address) and control of the interconnect to route bytes into the buffer etc. 

Roger

On 19 Nov 2020, at 17:55, Larry Dickson <tjoccam@xxxxxxxxxxx> wrote:

Hi Tony, David and all,

Does anyone remember how many transistors are in a link? We are
gathering information on transistor efficiency; now Tony's numbers
indicate floating point costs about 50,000, and David on memory
indicates 4KB costs about 200,000. 25,000 for CPU and 25,000 for
links would indicate 6000 per link, but that is just a guess and I
could be way off.

As you may be guessing, I am imagining an eight-link Transputer!
Long ago, in my PDPTA'96 Roadmap paper, I calculated "burden
bandwidth" for a one-direction link communication using Forrest
Crowell and Neal Elzenga's published measurements, and got
37MB/s, same whether links were running one-way or both-ways,
and per-unidirectional-communication timing bandwidth of 1.2 MB/s
when running both ways. This means by extrapolation that eight
links running full speed both ways would be supportable (reducing
CPU speed by 52% due to DMA burden).

Everything can be mapped into modern cores and communications
(e.g. Manchester code lanes); the principle stays the same.

Larry

On Mar 18, 2019, at 9:59 PM, Tony Gore <tony@xxxxxxxxxxxx> wrote:

Hi Larry

As I recall, T414 was about 250,000 and the T800 was 300,000.

Tony Gore

Tony Gore
+44 7768 598570


From: occam-com-request@xxxxxxxxxx <occam-com-request@xxxxxxxxxx> on behalf of Larry Dickson <tjoccam@xxxxxxxxxxx>
Sent: Tuesday, March 19, 2019 1:06:42 AM
To: Occam Family
Subject: Transistor count
 
All,

How many transistors does a Transputer have (e.g. of the T2 or T4 family)? I have heard a wide range numbers from 27,000 to 200,000, but am having trouble finding an authoritative reference.

Larry



Øyvind TEIG 
+47 959 615 06
oyvind.teig@xxxxxxxxxxx
https://www.teigfam.net/oyvind/home
(iMac)