|
Larry Dickson wrote:
I certainly agree with this idea. Prof. May suggested some space be given to memory (cache-like, I suppose, just as on the original Transputer). I suggest in addition a lot more links and event lines, plus analog/digital data lines - say 16 links, 16 events, 64 A or D. (Or am I thinking too small?) Each could have a dedicated Transputer on the "edge" in the spirit of Prof. May's preferred design (in our big priorities discussion last Sep-Oct). Even if only 2000 of the Transputers are left, there should be plenty of edge (45 x 45 = 2025 and that's 176 on the edge if a square array).If it were me I'd need an generalised and fast interconnect that was at least as good as the old Tp virtual router, then make I/O connections (A-D, etc) dedicated entities in preference to having "special" CPUs... that always causes problems in implementation. I'd also like to experiment (at least) with remote memory - each CPU has local memory which is mapped as virtual memory for every other CPU - and when setting this up a CPU can declare how much its willing to donate and what access time it has, so making disk based VM integrated into the scheme as well. The problem with this is you'd need to extend the transputer (or early ARM) architecures to support VM, let alone the need for the supporting hardware. [[I think at least some of these ideas came from Barry & Roger's ParaPC]] Regards Ruth -- Software Manager & Engineer Tel: 01223 414180 Blog: http://www.ivimey.org/blog LinkedIn: http://uk.linkedin.com/in/ruthivimeycook/ |